

SENECA: Flexible and Scalable Neuromorphic Processor Guangzhi Tang, Kanishkan Vadivel, Yingfu Xu, Kevin Shidqi, Paul Detterer, Stefano Traferro, Mario Konijnenburg, Manolis Sifalakis, Ger-Jan van Schaik, Amirreza Yousefzadeh imec Netherlands, Eindhoven, The Netherlands

SENECA

SENECA (Scalable Energy-efficient NEuromorphic Computer Architecture) [1] is a RISC-V-based digital neuromorphic processor targeting extreme edge and near-sensor applications:

- Energy-Efficient event-driven computation exploit activation sparsity in edge neural networks.
- Low-Latency parallel processing via single-core SIMD and multi-core asynchronous execution.
- On-device Adaptation enables privacy-aware learning and increases robustness in deployment.

Comparison with State-of-the-art Neuromorphic Designs

SENECA improves state-of-the-art neuromorphic designs in following aspects:

- Flexible programmable neural models, synaptic models and learning algorithms.
- Area-Efficient 3-level memory hierarchy allows novel embedded memory technologies.
- Multi-Precision graded spikes, weights, and neural states in 3 data types: int4, int8, BF16.
- Core-to-Core Asynchronous Parallelism without global synchronization overhead.
- End-to-End Application Deployment with pre/post and main network processing in one go.

Architecture	Energy/SOp (<i>pJ</i>)	Area (<i>mm2/Core</i>)	Memory (<i>Mb</i>)/Core	Flexibility
SENECA	2.8	0.47	2.0	High
Loihi2	N/A	0.21	1.5	Medium
SpiNNaker2	10	1.09	1.0	High
Tianjic	1.54	0.09	0.17	Low
ReckOn	5.3	0.45	1.1	Fixed

Table 1. Neuromorphic state-of-the-art comparison

Flexible and Scalable Neuromorphic Architecture

- Novel hierarchical control system consists of RISC-V and Loop Buffer guaranties flexibility and efficiency at the same time.
- Neuron Processing Element array (NPE) accelerates neural network computation.
- Network-on-Chip (NOC) with multicasting, compression mechanism, source-based routing.
- Customizable and scalable digital IP on number of cores, NPE array size, memory size, targeting a wide range of applications.



Figure 1. Single-core (top) and 64-core (bottom) SENECA architecture

Arbiter

Shared Memory

Arbiter

Shared Memory

Sparsity-aware Event-driven Processing

Event-driven processing efficiently exploits finegrained activation sparsity.

Spike grouping simultaneously process multiple events to reduce costly memory access.

Low-precision activation and weight support enlarge search space for efficient network design.



Figure 2. Event-driven processing and spike grouping optimization

	Binary Spike +low-precision +spike-grouping	Binary Spike	Graded Spike
Latency	1 x	3.1x	4.0x
Energy/SOp (pJ)	1x (2.7)	4.9x (13.3)	5.3x (14.2)

Table 2. Event-driven processing optimization

Event-driven Convolutional Neural Layer

Memory-efficient processing via weight and state reuse for high-resolution event cameras.

Minimum overhead on pre- and post-processing benefit from our novel hierarchical control system.



Figure 3. Event-driven convolutional layer processing

•	Bi ne
•	O sh ar
Figu	re
SEN and	NE W
Gua Netl Einc	ang he dho
[1] S des <i>Neu</i>	SE igr <i>iro</i>
[2] (effe Syn	Dp ctiv npo
	0







On-device Adaptation and Learning

Bio-inspired learning with limited overhead [2] on etwork inference by avoid using backpropagation.

On-device adaptation for senser aging, domain hifting, new class adding, via few-shot learning nd continual learning.



4. Online recurrent learning of e-prop (from [Bellec et al., 2020])

Collaboration and Contact

ECA platform is accessible for academic research velcome industrial collaboration, please contact us!

ngzhi Tang (presenter), Researcher at imec erlands, guangzhi.tang@imec.nl (Holst Center, HTC 31, oven, The Netherlands)

Publications

ENECA: Building a fully digital neuromorphic processor, n trade-offs and challenges. To be appeared in Frontiers of oscience, 2023.

pen the box of digital neuromorphic processor: Towards tive algorithm-hardware co-design. *IEEE International* posium on Circuits and Systems (ISCAS), 2023.

Acknowledgement





This technology is partially funded and initiated by the Netherlands and European Union's Horizon 2020 research and innovation projects **TEMPO** (ECSEL Joint Undertaking under grant agreement No 826655), ANDANTE (ECSEL Joint Undertaking under grant agreement No 876925), DAIS (Key Digital Technologies Joint Undertaking under grant agreement No 101007273) and **REBECCA** (Key Digital Technologies Joint Undertaking under grant agreement No 101097224).